PIC16F916-I/ML【PDF 15/229 页】IC PIC MCU FLASH 8KX14 28QFN

收藏本站

您好，
买卖IC网欢迎您。
请登录
免费注册

买卖IC网

Sheet目录3862

11页 12页 13页 14页 [15页]16页 17页 18页 19页

197

8018P–AVR–08/10

ATmega169P

Receiver will generate a parity value for the incoming data and compare it to the UPM0n setting.

If a mismatch is detected, the UPEn Flag in UCSRnA will be set.

Bit 3 – USBSn: Stop Bit Select

This bit selects the number of stop bits to be inserted by the Transmitter. The Receiver ignores

this setting.

Bit 2:1 – UCSZn[1:0]: Character Size

The UCSZn[1:0] bits combined with the UCSZn2 bit in UCSRnB sets the number of data bits

(Character SiZe) in a frame the Receiver and Transmitter use.

Bit 0 – UCPOLn: Clock Polarity

This bit is used for synchronous mode only. Write this bit to zero when asynchronous mode is

used. The UCPOLn bit sets the relationship between data output change and data input sample,

and the synchronous clock (XCK).

Table 19-9.

UPM Bits Settings

UPMn1

UPMn0

Parity Mode

Disabled

Reserved

Enabled, Even Parity

Enabled, Odd Parity

Table 19-10. USBSn Bit Settings

USBSn

Stop Bit(s)

01-bit

12-bit

Table 19-11. UCSZ Bits Settings

UCSZn2

UCSZn1

UCSZn0

Character Size

5-bit

6-bit

7-bit

8-bit

100

Reserved

101

Reserved

110

Reserved

9-bit

Table 19-12. UCPOLn Bit Settings

UCPOLn

Transmitted Data Changed

(Output of TxD Pin)

Received Data Sampled (Input on RxD

Pin)

Rising XCK Edge

Falling XCK Edge

Rising XCK Edge

发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

*型号	*数量	厂商	批号	封装

添加更多采购

采购需求

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

我的联系方式